

Computer System Architectures


REGISTER TRANSFER AND MICROOPERATIONS

Simple Digital Systems:

- Combinational and sequential circuits (learned in Chapters 1 and 2) can be used to create simple digital systems.
- These are the low-level building blocks of a digital computer.
- Simple digital systems are frequently characterized in terms of
 - The registers they contain, and
 - The operations that they perform.
 -
- Typically
 - What operations are performed on the data in the registers
 - What information is passed between registers

Microoperations:

- The operations on the data in registers are called microoperations.
- The functions built into registers are examples of microoperations
 - Shift
 - Load
 - Clear
 - Increment
 - ...
- An elementary operation performed (during one clock pulse), on the information stored in one or more registers.



$$\mathbf{R} \rightarrow \mathbf{f(R, R)}$$

f: shift, load, clear, increment, add, subtract, complement, and, or, xor, ...etc.

Organization of a Digital System:

Definition of the (internal) organization of a computer is a

1. Set of registers and their functions.
2. Microoperations set.
Set of allowable Microoperations provided by the organization of the computer
3. Control signals that initiate the sequence of Microoperations (to perform the functions).

Register Transfer Level:

- Viewing a computer, or any digital system, in this way is called the register transfer level
- This is because we're focusing on
 - The system's registers
 - The data transformations in them, and
 - The data transfers between them.
- Rather than specifying a digital system in words, a specific notation is used, *register transfer language*
- For any function of the computer, the register transfer language can be used to describe the (sequence of) microoperations
- Register transfer language
 - A symbolic language
 - A convenient tool for describing the internal organization of digital computers
 - Can also be used to facilitate the design process of digital systems.
- Registers are designated by capital letters, sometimes followed by numbers (e.g., A, R13, IR)
- Often the names indicate function:
 - MAR - memory address register
 - PC - program counter
 - IR - instruction register
- Registers and their contents can be viewed and represented in various ways
 - A register can be viewed as a single entity:




- Registers may also be represented showing the bits of data they contain,

Designation of a register:

- A register
- Portion of a register
- A bit of a register.

- Common ways of drawing the block diagram of a register



Register Transfer:

- Copying the contents of one register to another is a register transfer
- A register transfer is indicated as

$$\mathbf{R2 \leftarrow R1}$$

- In this case the contents of register R2 are copied (loaded) into register R1.
- A simultaneous transfer of all bits from the source R1 to the destination register R2, during one clock pulse.
- Note that this is a non-destructive; i.e. the contents of R1 are not altered by copying (loading) them to R2.

- A register transfer such as

$$\mathbf{R3 \leftarrow R5}$$

Implies that the digital system has



- the data lines from the source register (R5) to the destination register (R3).
- Parallel load in the destination register (R3).
- Control lines to perform the action.

Control Functions:

- Often actions need to only occur if a certain condition is true.
- This is similar to an “if” statement in a programming language.
- In digital systems, this is often done via a *control signal*, called a *control function*
 - If the signal is 1, the action takes place
- This is represented as:

$$\mathbf{P: R2 \leftarrow R1}$$

Which means “if $P = 1$, then load the contents of register R1 into register R2”, i.e., if $(P = 1)$ then $(R2 \leftarrow R1)$.

Hardware Implementation of Controlled Transfers:**P: R2 ← R1****Block diagram****Timing diagram**

- The same clock controls the circuits that generate the control function and the destination register
- Registers are assumed to use *positive-edge-triggered* flip-flops

Simultaneous Operations:

- If two or more operations are to occur simultaneously, they are separated with commas
P: R3 ← R5, MAR ← IR
- Here, if the control function $P = 1$, load the contents of R5 into R3, and at the same time (clock), load the contents of register IR into register MAR.

Basic Symbols for Register Transfers

Symbol	Description	Examples
Letters (and numerals)	Denotes a register	MAR, R2
Parentheses ()	Denotes a part of a register	R2(0-7), R2(L)
Arrow ←	Denotes transfer of information	R2 ← R1
Comma ,	Separates two microoperations	R2 ← R1, R1 ← R2



Connecting Registers:

- In a digital system with many registers, it is impractical to have data and control lines to directly allow each register to be loaded with the contents of every possible other registers.
- To completely connect n registers $\rightarrow n(n-1)$ lines
- $O(n^2)$ cost
 - This is not a realistic approach to use in a large digital system.
 - Instead, take a different approach.
- Have one centralized set of circuits for data transfer – the bus.
- Have control circuits to select which register is the source, and which is the destination.


Bus and Bus Transfer:

Bus is a path (of a group of wires) over which information is transferred, from any of several sources to any of several destinations.


From a register to bus: $BUS \leftarrow R$.




Transfer From Bus to a Destination Register:



Three-State Bus Buffers



Bus line with three-state buffers



Bus Transfer in RTL

- Depending on whether the bus is to be mentioned explicitly or not, register transfer can be indicated as either


$$R2 \leftarrow R1$$
 Or

$$BUS \leftarrow R1, R2 \leftarrow BUS$$
- In the former case the bus is implicit, but in the latter, it is explicitly indicated

Memory (RAM):


- Memory (RAM) can be thought as a sequential circuits containing some number of registers
- These registers hold the *words* of memory
- Each of the r registers is indicated by an *address*
- These addresses range from 0 to r-1

- Each register (word) can hold n bits of data
- Assume the RAM contains $r = 2^k$ words. It needs the following
 - n data input lines
 - n data output lines
 - k address lines
 - A Read control line
 - A Write control line



Memory Transfer:

- Collectively, the memory is viewed at the register level as a device, M .
- Since it contains multiple locations, we must specify which address in memory we will be using.
- This is done by indexing memory references.
- Memory is usually accessed in computer systems by putting the desired address in a special register, the *Memory Address Register (MAR, or AR)*.
- When memory is accessed, the contents of the MAR get sent to the memory unit's address lines.



Memory Read:

- To read a value from a location in memory and load it into a register, the register transfer language notation looks like this:

$$R1 \leftarrow M [MAR]$$

- This causes the following to occur
 - The contents of the MAR get sent to the memory address lines
 - A Read (= 1) gets sent to the memory unit
 - The contents of the specified address are put on the memory's output data lines
 - These get sent over the bus to be loaded into register R1.

Memory Write:

- To write a value from a register to a location in memory looks like this in register transfer language:

$$M[MAR] \leftarrow R1$$

- This causes the following to occur
 - The contents of the MAR get sent to the memory address lines
 - A Write (= 1) gets sent to the memory unit
 - The values in register R1 get sent over the bus to the data input lines of the memory
 - The values get loaded into the specified address in the memory

Summary of Register Transfer Microoperations

$A \leftarrow B$	Transfer content of reg. B into reg. A
$AR \leftarrow DR(AD)$	Transfer content of AD portion of reg. DR into reg. AR
$A \leftarrow \text{constant}$	Transfer a binary constant into reg. A
$ABUS \leftarrow R1,$ $R2 \leftarrow ABUS$	Transfer content of R1 into bus A and, at the same time, transfer content of bus A into R2
AR	Address register
DR	Data register
M[R]	Memory word specified by reg. R
M	Equivalent to M[AR]
$DR \leftarrow M$	Memory <i>read</i> operation: transfers content of memory word specified by AR into DR
$M \leftarrow DR$	Memory <i>write</i> operation: transfers content of DR into memory word specified by AR

Microoperations:

- Computer system Microoperations are of four types:
 - Register transfer Microoperations
 - Arithmetic Microoperations
 - Logic Microoperations
 - Shift Microoperations

Arithmetic Microoperations:


- The basic arithmetic Microoperations are
 - Addition
 - Subtraction
 - Increment
 - Decrement

- The additional arithmetic Microoperations are
 - Add with carry
 - Subtract with borrow
 - Transfer/Load
 - etc. ...


Summary of Typical Arithmetic Micro-Operations

$R3 \leftarrow R1 + R2$	Contents of R1 plus R2 transferred to R3
$R3 \leftarrow R1 - R2$	Contents of R1 minus R2 transferred to R3
$R2 \leftarrow R2'$	Complement the contents of R2
$R2 \leftarrow R2' + 1$	2's complement the contents of R2 (negate)
$R3 \leftarrow R1 + R2' + 1$	subtraction
$R1 \leftarrow R1 + 1$	Increment
$R1 \leftarrow R1 - 1$	Decrement

Binary Adder / Subtraction / Increment



Arithmetic Circuit:



S1	S0	Cin	Y	Output	Microoperation
0	0	0	B	$D = A + B$	Add
0	0	1	B	$D = A + B + 1$	Add with carry
0	1	0	B'	$D = A + B'$	Subtract with borrow
0	1	1	B'	$D = A + B' + 1$	Subtract
1	0	0	0	$D = A$	Transfer A
1	0	1	0	$D = A + 1$	Increment A
1	1	0	1	$D = A - 1$	Decrement A
1	1	1	1	$D = A$	Transfer A

Logic Microoperations:

- Specify binary operations on the strings of bits in registers
 - Logic Microoperations are bit-wise operations, i.e., they work on the individual bits of data
 - useful for bit manipulations on binary data
 - useful for making logical decisions based on the bit value
- There are, in principle, 16 different logic functions that can be defined over two binary input variables.

A	B	F ₀	F ₁	F ₂	...	F ₁₃	F ₁₄	F ₁₅
0	0	0	0	0	...	1	1	1
0	1	0	0	0	...	1	1	1
1	0	0	0	1	...	0	1	1
1	1	0	1	0	...	1	0	1


- However, most systems only implement four of these
 - AND (\wedge), OR (\vee), XOR (\oplus), Complement/NOT
- The others can be created from combination of these

List of Logic Microoperations:

- **List of Logic Microoperations**
 - 16 different logic operations with 2 binary vars.
 - n binary variables $\rightarrow 2^{2^n}$ functions
- Truth tables for 16 functions of 2 variables and the corresponding 16 logic Microoperations.

x	0 0 1 1	<i>Boolean Function</i>	<i>Micro-Operations</i>	<i>Name</i>
y	0 1 0 1			
	0 0 0 0	F0 = 0	F \leftarrow 0	Clear
	0 0 0 1	F1 = xy	F \leftarrow A \wedge B	AND
	0 0 1 0	F2 = xy'	F \leftarrow A \wedge B'	Transfer A
	0 0 1 1	F3 = x	F \leftarrow A	
	0 1 0 0	F4 = x'y	F \leftarrow A' \wedge B	Transfer B
	0 1 0 1	F5 = y	F \leftarrow B	
	0 1 1 0	F6 = x \oplus y	F \leftarrow A \oplus B	Exclusive-OR
	0 1 1 1	F7 = x + y	F \leftarrow A \vee B	OR
	1 0 0 0	F8 = (x + y)'	F \leftarrow (A \vee B)'	NOR
	1 0 0 1	F9 = (x \oplus y)'	F \leftarrow (A \oplus B)'	Exclusive-NOR
	1 0 1 0	F10 = y'	F \leftarrow B'	Complement B
	1 0 1 1	F11 = x + y'	F \leftarrow A \vee B'	Complement A
	1 1 0 0	F12 = x'	F \leftarrow A'	
	1 1 0 1	F13 = x' + y	F \leftarrow A' \vee B	NAND
	1 1 1 0	F14 = (xy)'	F \leftarrow (A \wedge B)'	
	1 1 1 1	F15 = 1	F \leftarrow all 1's	Set to all 1's

Hardware Implementation of Logic Microoperations:



Function table

S_1	S_0	Output	μ -operation
0	0	$F = A \wedge B$	AND
0	1	$F = A \vee B$	OR
1	0	$F = A \oplus B$	XOR
1	1	$F = A'$	Complement

Applications of Logic Microoperations:

- Logic Microoperations can be used to manipulate individual bits or a portions of a word in a register.
- Consider the data in a register A. In another register, B, is bit data that will be used to modify the contents of A

- Selective-set $A \leftarrow A + B$
- Selective-complement $A \leftarrow A \oplus B$
- Selective-clear $A \leftarrow A \cdot B'$
- Mask (Delete) $A \leftarrow A \cdot B$
- Clear $A \leftarrow A \oplus B$
- Insert $A \leftarrow (A \cdot B) + C$
- Compare $A \leftarrow A \oplus B$
- ...

Selective Set:

In a selective set operation, the bit pattern in B is used to *set* certain bits in A

$$\begin{array}{r}
 1100 A_t \\
 1010 B \\
 \hline
 1110 A_{t+1} \quad (A \leftarrow A + B)
 \end{array}$$

If a bit in B is set to 1, that same position in A gets set to 1, otherwise that bit in A keeps its previous value

Selective Complement:

In a selective complement operation, the bit pattern in B is used to *complement* certain bits in A

$$\begin{array}{r}
 1100 A_t \\
 1010 B \\
 \hline
 0110 A_{t+1} \quad (A \leftarrow A \oplus B)
 \end{array}$$

If a bit in B is set to 1, that same position in A gets complemented from its original value, otherwise it is unchanged.

Selective Clear:

In a selective clear operation, the bit pattern in B is used to *clear* certain bits in A

$$\begin{array}{r}
 1100 A_t \\
 1010 B \\
 \hline
 0100 A_{t+1} \quad (A \leftarrow A \cdot B')
 \end{array}$$

If a bit in B is set to 1, that same position in A gets set to 0, otherwise it is unchanged

Mask Operation:

In a mask operation, the bit pattern in B is used to *clear* certain bits in A

$$\begin{array}{r}
 1100 A_t \\
 1010 B \\
 \hline
 1000 A_{t+1} \quad (A \leftarrow A \cdot B)
 \end{array}$$

If a bit in B is set to 0, that same position in A gets set to 0, otherwise it is unchanged

Clear Operation:

In a clear operation, if the bits in the same position in A and B are the same, they are cleared in A, otherwise they are set in A

$$\begin{array}{r}
 1100 A_t \\
 1010 B \\
 \hline
 0110 A_{t+1} \quad (A \leftarrow A \oplus B)
 \end{array}$$

Insert Operation:

An insert operation is used to introduce a specific bit pattern into A register, leaving the other bit positions unchanged

This is done as

- A mask operation to clear the desired bit positions, followed by
- An OR operation to introduce the new bits into the desired positions
- Example

» Suppose you wanted to introduce 1010 into the low order four bits of

$$\begin{array}{l}
 A: \quad 1101\ 1000\ 1011\ 0001 \text{ A (Original)} \\
 \quad \quad 1101\ 1000\ 1011\ 1010 \text{ A (Desired)}
 \end{array}$$

$$\begin{array}{r}
 1101\ 1000\ 1011\ 0001 \quad \text{A (Original)} \\
 1111\ 1111\ 1111\ 0000 \quad \text{Mask} \\
 \hline
 1101\ 1000\ 1011\ 0000 \quad \text{A (Intermediate)} \\
 0000\ 0000\ 0000\ 1010 \quad \text{Added bits} \\
 \hline
 1101\ 1000\ 1011\ 1010 \quad \text{A (Desired)}
 \end{array}$$


Shift Microoperations:

There are three types of shifts


- **Logical shift**
- **Circular shift**
- **Arithmetic shift**

What differentiates them is the information that goes into the serial input

- A right shift operation




- A left shift operation




Logical Shift:

In a logical shift the serial input to the shift is a 0.

A right logical shift operation:



A left logical shift operation:



In a Register Transfer Language, the following notation is used

- **shl** for a logical shift left
- **shr** for a logical shift right


Examples:

- » **R2 ← shr R2**
- » **R3 ← shl R3**


Circular Shift:

In a circular shift the serial input is the bit that is shifted out of the other end of the register.

A right circular shift operation:



A left circular shift operation



In a RTL, the following notation is used

- *cil* for a circular shift left
- *cir* for a circular shift right

Examples:

- » $R2 \leftarrow cir R2$
- » $R3 \leftarrow cil R3$

Arithmetic Shift:


An arithmetic shift is meant for signed binary numbers (integer).

An arithmetic left shift multiplies a signed number by two.


An arithmetic right shift divides a signed number by two.

The main distinction of an arithmetic shift is that it must keep the sign of the number the same as it performs the multiplication or division.


TMA right arithmetic shift operation:



TMA left arithmetic shift operation:



An left arithmetic shift operation must be checked for the *overflow*




Before the shift, if the leftmost two bits differ, the shift will result in an overflow.

In a RTL, the following notation is used

- < *ashl* for an arithmetic shift left
- < *ashr* for an arithmetic shift right
- < Examples:
 - $R2 \leftarrow \textit{ashr} R2$
 - $R3 \leftarrow \textit{ashl} R3$

Hardware Implementation of Shift Microoperations:



Arithmetic Logic Shift Unit:

